

METHOD FOR FORMING ENCAPSULATED METAL INTERCONNECT
STRUCTURES IN SEMICONDUCTOR INTEGRATED CIRCUIT DEVICES

ABSTRACT OF THE DISCLOSURE

5 An advanced back-end-of-line (BEOL) integration scheme for semiconductor
6 devices using very low-k dielectric materials is disclosed. The disclosed method for
7 forming a metal interconnect structure in a semiconductor integrated circuit device
8 comprises forming the metal interconnects using a through-mask plating (TMP)
9 process, and encapsulating the interconnects with a barrier layer by selectively
10 depositing a barrier layer material using an electroless liner plating process or by
11 non-selectively depositing a blanket insulator diffusion barrier layer using PVD or
12 CVD techniques.